View GS1578A_2015483.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

www.gennum.com GS1578A hd-linx? ii multi-rate dual slew-rate cable driver GS1578A data sheet 33657 - 4 march 2006 1 of 15 features ? smpte 292m, smpte 344m and smpte 259m compliant ? dual coaxial cable driving outputs with selectable slew rate ?50 differential pecl input ? pb-free and rohs compliant ? seamless interface to other hd-linx? ii family products ? single 3.3v power supply operation ? operating temperature range: 0c to 70c applications ? smpte 292m, smpte 344m and smpte 259m coaxial cable serial digital interfaces. description the GS1578A is a second generation high-speed bicmos integrated circuit des igned to drive one or two 75 co-axial cables. the GS1578A may drive data rates up to 1.485gb/s and provides two selectable slew rates in order to achieve compliance to smpte 259m, smpte 344m and smpte 292m. the GS1578A accepts a lvpecl level differential input that may be ac coupled. external biasing resistors at the inputs are not required. power consumption is typically 168mw using a 3.3v power supply. the GS1578A is pb-free, and the encapsulation compound does not contain halogenated flame retardant. this component and all homogeneous subcomponents are rohs compliant. functional block diagram sdo r set sdo sdi sdi sd/hd bandgap reference and biasing circuit output stage & control input differential pair
GS1578A data sheet 33657 - 4 march 2006 2 of 15 contents features ....................................................................................................................... .1 applications................................................................................................................... 1 description .................................................................................................................... 1 1. pin out ..................................................................................................................... .3 1.1 pin assignment ...............................................................................................3 1.2 pin descriptions ..............................................................................................3 2. electrical characteristics ...........................................................................................4 2.1 absolute maximum ratings ............................................................................4 2.2 solder reflow profiles .....................................................................................4 2.3 dc electrical characteristics ............... ...........................................................5 2.4 ac electrical characteristics .............. .............................................................6 3. input / output circuits ............................... ................................................................7 4. detailed description ..................................... .............................................................8 4.1 input interfacing ..............................................................................................8 4.2 output interfacing ...........................................................................................8 4.3 output return loss measurement ................................................................11 4.4 output amplitude (rset) .............................................................................11 5. application information............................................................................................12 5.1 pcb layout ...................................................................................................12 5.2 typical application circuit .............................................................................12 6. package & ordering information .............................................................................13 6.1 package dimensions ....................................................................................13 6.2 recommended pcb footprint ............. .............. ............ ........... ........... .........14 6.3 packaging data .............................................................................................14 6.4 ordering information .....................................................................................14 7. revision history ......................................................................................................15
GS1578A data sheet 33657 - 4 march 2006 3 of 15 1. pin out 1.1 pin assignment figure 1-1: 16-pin qfn 1.2 pin descriptions GS1578A (top view) 1 v ee sdi sdi 2 3 4 sdo sdo vcc 12 11 10 9 5 7 68 nc nc nc nc 13 14 15 16 center pad (bottom of package) nc nc nc nc rset sd / hd table 1-1: pin descriptions pin number name timing type description 1,2 sdi, sdi analog input serial digital differential input. 3v ee ? power most negative power supply connection. connect to gnd. 4r set analog input external output amplitude control resistor. 5,6,7,8,13,14, 15,16 nc ? ? no connect. not bonded internally. 9v cc ? power most positive power supply connection. connect to +3.3v. 10 sd/hd non synchronous input output slew rate control. when set high, the output will meet smpte 259m rise/fall time spec ifications. when set low, the serial outputs will meet smpte 292m rise/fall time specifications. 11,12 sdo , sdo analog output serial digital differential output. ? center pad ? power connect to most negative power supply plane following the recommendations in recommended pcb footprint on page 14 .
GS1578A data sheet 33657 - 4 march 2006 4 of 15 2. electrical characteristics 2.1 absolute maximum ratings 2.2 solder reflow profiles the device is manufactured with matte-sn te rminations and is compatible with both standard eutectic and pb-free solder re flow profiles. msl qualification was performed using the maximum pb-free reflow profile shown in figure 2-1 .the recommended standard pb reflow profile is shown in figure 2-2 . figure 2-1: maximum pb-free solder reflow profile (preferred) parameter value supply voltage -0.5v to 3.6 v dc input esd voltage 2kv storage temperature range -50c < t s < 125c input voltage range (any input) -0.3 to (v cc +0.3)v operating temperature range 0c to 70c solder reflow temperature 260c 25?c 150?c 200?c 217?c 260?c 250?c time temperature 8 min. max 60-180 sec. max 60-150 sec. 20-40 sec. 3?c/sec max 6?c/sec max
GS1578A data sheet 33657 - 4 march 2006 5 of 15 figure 2-2: standard pb reflow profile (pb-free package) 2.3 dc electrical characteristics 25?c 100?c 150?c 183?c 230?c 220?c time temperature 6 min. max 120 sec. max 60-150 sec. 10-20 sec. 3?c/sec max 6?c/sec max table 2-1: dc electrical characteristics v dd = 3.3v, t a = 0c to 70c, unless otherwise shown parameter symbol conditions min typ max units supply voltage v cc ? 3.135 3.3 3.465 v power consumption p d t a = 25c ? 168 ? mw supply current i s t a = 25c ? 51 64 ma output voltage v cmout common mode ? v cc - v out ?v input voltage v cmin common mode 1.6 + v sdi /2 ? v cc - v sdi /2 v sd/hd input v ih ?2.4??v v il ???0.8v
GS1578A data sheet 33657 - 4 march 2006 6 of 15 2.4 ac electrical characteristics table 2-2: ac electrical characteristics v dd = 3.3v, t a = 0c to 70c, unless otherwise shown parameter symbol conditions min typ max units notes serial input data rate dr sdo ? ? ? 1.485 gb/s 1 additive jitter ? 1.485gb/s ? 22 ? ps p-p ? ? 270mb/s ? 20 ? ps p-p ? rise/fall time t r , t f sd/hd =0 ? ? 220 ps 2 t r , t f sd/hd =1 400 ? 800 ps 2 mismatch in rise/fall time u t r , u t f ? ? ?30ps ? duty cycle distortion ? sd/hd =0 ? ? 30 ps ? ?sd/hd =1 ? ? 100 ps ? overshoot ? sd/hd =0 ? ? 10 % ? ?sd/hd =1 ? ? 8 % ? output return loss orl ? 15 ? ? db ? output voltage swing v out single ended into 75 external load r set = 750 750 800 850 mv p-p ? input voltage swing u v sdi differential 300 ? 2000 mv p-p ? notes: 1. the input coupling capacitor must be set accordingly for lower data rates. 2. rise/fall time measured between 20% and 80%.
GS1578A data sheet 33657 - 4 march 2006 7 of 15 3. input / output circuits figure 3-1: differential input stage (sdi/sdi ) figure 3-2: differential output stage (sdo/sdo ) figure 3-3: slew rate select input stage v cc v cc sdi sdi 10k 10k 5k 10k v cc i ref sdo sdo sd/hd v cc on chip reference
GS1578A data sheet 33657 - 4 march 2006 8 of 15 4. detailed description 4.1 input interfacing s di/sdi are high impedance differential inputs. the equivalent input circuit is shown in figure 3-1 . several conditions must be observed when interfacing to these inputs: ? the differential input signal amplitude must be between 300 and 2000mvpp. ? the common mode voltage range must be as specified in the dc electrical characteristics on page 5 . ? for input trace lengths longer than approximately 1cm, the inputs should be terminated as shown in the typical application circuit. the GS1578A inputs are self-biased, allowing for simple ac coupling to the device. for serial digital video, a minimum capacito r value of 4.7f should be used to allow coupling of pathological test signals. a tantalum capacitor is recommended. sd/hd input pin the GS1578A sdo rise and fall times can be set to comply with both smpte 259m/344m and smpte 292m. for all smpte 259m standards, or any data rate that requires longer rise and fall time characteristics, the sd/hd pin must be set high by the application layer. for smpte 292m standards and signals which require faster rise and fall times, this pin should be set low. 4.2 output interfacing the GS1578A outputs ar e current mode, and will drive 800mv into a 75 load. these outputs are protected from acciden tal static damage with internal static protection diodes. the smpte 292m, smpte 344m and smpte 259m standards require that the output of a cable driver ha ve a source impedance of 75 and a return loss of at least 15db between 5mhz and 1.485ghz. in order for an sdi output circuit using the GS1578A to meet this specification, the output application circuit shown in typical application circuit on page 12 is recommended. the value of l comp will vary depending on the pcb layout, with a typical value of 5.6nh . a 4.7f capacitor is used for ac c oupling the output of the device. this value is chosen to ensure that pathological signals can be coupled without a significant dc component occurring. please see application in formation on page 12 for more details.
GS1578A data sheet 33657 - 4 march 2006 9 of 15 figure 4-1: output signal for 270mb/s input figure 4-2: output signal for 1.485gb/s input
GS1578A data sheet 33657 - 4 march 2006 10 of 15 the output protection diodes act as a varactor (voltage controlled capacitor) as shown in figure 4-3 . therefore, when measuring return loss at the GS1578A output, it is necessary to take the measurement for both a logic high and a logic low output condition. consequently, the output capa citance of the device is dependent on the logic state of the output. figure 4-3: static protection diodes sdo sdo GS1578A
GS1578A data sheet 33657 - 4 march 2006 11 of 15 4.3 output return loss measurement to perform a practical return loss measurement, it is necessary to force the GS1578A output to a dc high or low cond ition. the actual measured return loss will be based on the outputs being static at v cc or v cc -1.6v. under normal operating conditions the outputs of the device swing between v cc -0.4v and v cc -1.2v, so the measured value of return loss will not represent the actual operating return loss. a simple method of calculating the values of actual operating return loss is to interpolate the two return loss measurements. in this way, the va lues of return loss are estimated at v cc -0.4v and v cc -1.2v based on the measurements at v cc and v cc -1.6v. the two values of return loss (high and lo w) will typically differ by several decibels. if the measured return loss is r h for logic high and r l for logic low, then the two values can be interpolated as follows: r ih = r h - (r h -r l )/4 and r il = r l +(r h -r l )/4 where r ih is the interpolated logic high value and r il is the interpolated logic low value. for example, if r h = -18db and r l = -14db, then the interpolated values are r ih = -17db and r il = -15db. 4.4 output amplitude (rset) the output amplitude of the GS1578A is set to 800mv p-p with a tolerance of 7% using an rset resistor of 750 . a 1% smt resistor should be used. the r set resistor is part of the high speed output circuit of the GS1578A. the resistor should be placed as close as possible to the r set pin. in addition, the pcb capacitance should be minimized at th is node by removing the pcb groundplane beneath the r set resistor and the r set pin. note: only an r set value of 750 1% should be used. using other values for r set is not recommended.
GS1578A data sheet 33657 - 4 march 2006 12 of 15 5. application information 5.1 pcb layout special attention must be paid to component layout when designing serial digital interfaces for hdtv. an fr-4 dielectric can be used, however, controlled impedance transmission lines are required for pcb traces longer than approximately 1cm. note the following pcb artwork features used to optimize performance: ? the pcb trace width for hd rate signals is closely matched to smt component width to minimize reflection s due to changes in trace impedance. ? the pcb groundplane is removed under the GS1578A output components to minimize parasitic capacitance. ? the pcb ground plane is removed under the GS1578A r set pin and resistor to minimize parasitic capacitance. ? input and output bnc connectors are surface mounted in-line to eliminate a transmission line stub caused by a bn c mounting via high speed traces which are curved to minimize impedance variations due to change of pcb trace width. 5.2 typical application circuit figure 5-1: typical ap plication circuit sd/hd GS1578A 1 2 3 4 12 11 10 9 sdi sdi vee rset sdo sdo sd/hd vcc 10n 75 5.6n 4u7 bnc vcc 75 5.6n 10n 75 4u7 49.9 750 10n 49.9 4u7 75 bnc vcc 4u7 vcc * typical value: varies with layout differential data input * * note: all resistors in ohms, capacitors in farads, and inductors in henrys, unless otherwise noted.
GS1578A data sheet 33657 - 4 march 2006 13 of 15 6. package & ordering information 6.1 package dimensions 4.00+/-0.05 b 4.00+/-0.05 2x 2x 0.15 0.15 c c 0.10 c 16x 0.08 c seating plane 0.85+/-0.05 0.00-0.05 0.65/2 0.65 detail b scale:nts datum a or b terminal tip 0.20 ref datum b 0.65 16x 0.35+/-0.05 0.10 0.05 c a b c datum a 2.76+/-0.10 0.40+/-0.05 2.76+/-0.10 detail b center tab pin 1 area a c
GS1578A data sheet 33657 - 4 march 2006 14 of 15 6.2 recommended pcb footprint the center pad should be connected to the most negative power supply plane (vee) by a minimum of 5 vias. note: suggested dimensions only. final dimensions should conform to customer design rules and process optimizations. 6.3 packaging data 6.4 ordering information 0.35 0.55 2.76 3.70 2.76 3.70 note: all dimensions are in millimeters. 0.65 center pad parameter value package type 4mm x 4mm 16-pin qfn package drawing reference jedec m0220 moisture sensitivity level 3 junction to case thermal resistance, j-c 31.0c/w junction to air thermal resistance, j-a (at zero airflow) 43.8c/w psi 11.0c/w pb-free and rohs compliant yes part number package temperature range GS1578A GS1578Acne3 16-pin qfn 0c to 70c
caution electrostatic sensitive devices do not open packages or handle except at a static-free workstation gennum corporation mailing address: p.o. box 489, stn. a, burlington, ontario, canada l7r 3y3 shipping address: 970 fraser drive, burlington, ontario, canada l7l 5p5 tel. +1 (905) 632-2996 fax. +1 (905) 632-5946 gennum japan corporation shinjuku green tower building 27f, 6-14-1, nish i shinjuku, shinjuku-ku, tokyo, 160-0023 japan tel. +81 (03) 3349-5501, fax. +81 (03) 3349-5505 gennum uk limited 25 long garden walk, farnham, surrey, england gu9 7hx tel. +44 (0)1252 747 000 fax +44 (0)1252 726 523 gennum corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. the sale of the circuit or device described herein does not imply any patent license, and gennum makes no representation that the circuit or device is free from patent infringement. gennum and the g logo are registered trademarks of gennum corporation. ? copyright 2005 gennum corporation. all rights reserved. printed in canada. www.gennum.com GS1578A data sheet 33657 - 4 march 2006 15 15 of 15 document identification data sheet the product is in production. gennum reserves the right to make changes to the product at any time wit hout notice to improve reliability, function or design, in order to provide the best product possible. 7. revision history version ecr pcn date changes and/or modifications a 135502 february 2005 new document. 0 136045 february 2005 convert to preliminary data sheet. 1 137132 june 2005 converted to data sheet. changed title of figure 2-2 to clarify that it is the pb reflow profile. updated sd additive jitter number in the ac electrical characteristics table to be typically 20ps p-p . updated dimensions on center pad of the pcb footprint in section 6.2 to match the dimensions of the center pad of the device. corrected part number in ordering information. rephrased the rohs compliant statement. 2 137885 september 2005 corrected process to bicmos. updated eye diagrams in section 4.2 . 3 139113 38124 january 2006 corrected input differential swing to 2200mv. 4 139637 38695 march 2006 corrected pad standoff height and tolerances for pad width & package dimension. corrected pad shape.

▲Up To Search▲

Price & Availability of GS1578A

	To Download GS1578A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .